<u>IN THE UNITED STATES PATENT AND TRADEMARK OFFICE</u>

Applicant: Abbijit Jas et al.

Title:

LINEAR FEEDBACK SHIFT REGISTER RESEEDING

Docket No.: Filed:

884.911US1

September 19, 2003

Examiner:

Unknown

Serial No.: 10/666169

Due Date: N/A

Group Art Unit: 2816

· Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

We are transmitting herewith the following attached items (as indicated with an "X"):

X A return postcard.

X A Supplemental Information Disclosure Statement (1 pgs.), Form 1449 (1 pg.), and copies of 16 cited documents.

If not provided for in a separate paper filed herewith, Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

Customer Number 21186

Atty. David R. Cochran

Reg. No. 46,632 DRC:CMG:clh

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 20day of March, 2004.

Chris Hammond

Name

Signature

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

(GENERAL)

PATENT

THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Abhijit Jas et al.

Examiner:

Unknown

Serial No.:

10/666169

Group Art Unit:

2816

Filed:

S/N 10

September 19, 2003

Docket:

884.911US1

Title:

LINEAR FEEDBACK SHIFT REGISTER RESEEDING

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Supplemental Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Supplemental Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Supplemental Information Disclosure Statement considered.

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

ABHIJIT JAS ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 371-2157

Date 19 MAPCH 200W

By

David R. Cochran

Reg. No. 46,632

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 23day of March, 2004.

Chris Hannond

Signature

PTO/SB/08A(10-01)
Approved for use through 10/31/2022, 0MB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
or the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE 10/666169 **Application Number** STATEMENT BY APPLICANT September 19, 2003 (Use as many sheets as necessage) **Filing Date** Jas, Abhijit **First Named Inventor Group Art Unit** 2816 **Examiner Name** Unknown Attorney Docket No: 884.911US1 Sheet 1 of 1

	US PATENT DOCUMENTS									
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate				
· ·	US-6,032,278	02/29/2000	Parvathala, Praveen, et al.	714	726	12/26/1996				
	US-6,477,674	11/05/2002	Bates, Sarah E., et al.	714	738	11/05/2002				
	US-6,510,398	01/21/2003	Kundu, Sandip , et al.	702	117	06/22/2000				
	US-6,564,347	05/13/2003	Mates, John W.	714	727	07/29/1999				

FOREIGN PATENT DOCUMENTS							
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²	

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS		
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.		
		"Linear Feedback Shift Registers",		
		www.math.cudenver.edu/~wcherowi/courses/m5410/m5410fsr.html, 1-8		
		"What's an LFSR?", <u>Texas Instruments SCTA036A</u> , (12/01/1996),11 pgs.		
		AL-YAMANI, AHMAD A., et al., "Built-In Reseeding For Serial Bist", Proceedings 21st IEEE VLSI Test Symposium, (2002),1-22		
·		BAYRAKTAROGLU, ISMET, et al., "Test volume and application time reduction through	+	
		scan chain concealment", Proceedings of the 38th Design Automation Conference,		
		(2001),151-5		
		HELLEBRAND, SYBILLE, "A Mixed Mode Bist Scheme Based on Reseeding of Folding Counters", Proceedings International Test Conference 2000, (2000),778-84		
		JAS, ABHIJIT, et al., "An Embedded Core DFT Scheme to Obtain Highly Compressed		
		Test Sets", <u>Test Symposium, 1999. (ATS '99) Proceedings. Eighth Asian , 16-18 Nov.</u> 1999, (1999),275-280		
		JAS, ABHIJIT, et al., "Scan vector compression/decompression using statistical coding",	1	
		VLSI Test Symposium, 1999. Proceedings. 17th IEEE , 25-29 April 1999, (1999),114-120		
		JAS, ABHIJIT, et al., "Test vector decompression via cyclical scan chains and its		
		application to testing core-based designs", <u>Test Conference</u> , <u>1998</u> . <u>Proceedings</u> . <u>International</u> , <u>18-23 Oct.</u> <u>1998</u> , (1998),458-464		
		JAS, ABHIJIT, "Virtual scan chains: a means for reducing scan length in cores", VLSI Test Symposium, 2000. Proceedings. 18th IEEE, 30 April-4 May 2000, (2000),73-78		
		LIANG, HUA-GUO, et al., "Two-Dimensional Test Data Compression for Scan-Based Deterministic Bist", Proceedings International Test Conference 2001, (2001),894-902		
		TOUBA, NUR A., et al., "Transformed Pseudo-Random Patterns for BIST", <u>Proceedings</u> 13th IEEE VLSI Test Symposium, (1995),410-16		
		TREYTNAR, DIETER, et al., "LFSR Test Pattern Crosstalk in Nanometer Technologies", IEEE Workshop on Signal Propagation on Interconnects, Pisa, Italy, (May 12-15, 2002),115-118		

EXAMINER

DATE CONSIDERED